

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/837,911	37,911 04/18/2001		Hui Wang	495152000111	9922
20872	7590	10/09/2003		EXAMINER	
MORRISO 425 MARK		RSTER LLP	LEADER, WILLIAM T		
SAN FRANCISCO, CA 94105-2482				ART UNIT	PAPER NUMBER
				1742	

DATE MAILED: 10/09/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 10/03)

	Application No.	Applicant(s)						
	09/837,911	WANG, HUI						
Office Action Summary	Examiner	Art Unit						
	William T. Leader	1742						
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period of Failure to reply within the set or extended period for reply will, by statute - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	36(a). In no event, however, may a reply be y within the statutory minimum of thirty (30) d will apply and will expire SIX (6) MONTHS fro , cause the application to become ABANDO!	timely filed ays will be considered timely, m the mailing date of this communication. NED (35 U.S.C. § 133).						
1) Responsive to communication(s) filed on	<u> </u>							
2a)☐ This action is FINAL . 2b)⊠ Th	is action is non-final.							
3) Since this application is in condition for allows closed in accordance with the practice under Disposition of Claims								
4)⊠ Claim(s) <u>110-118</u> is/are pending in the application.								
4a) Of the above claim(s) is/are withdrawn from consideration.								
5) Claim(s) is/are allowed.								
6)⊠ Claim(s) <u>110-118</u> is/are rejected.								
7) Claim(s) is/are objected to.								
8) Claim(s) are subject to restriction and/o	r election requirement.							
Application Papers								
9) The specification is objected to by the Examiner.								
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.								
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.								
If approved, corrected drawings are required in reply to this Office action.								
12) The oath or declaration is objected to by the Ex	aminer.							
Priority under 35 U.S.C. §§ 119 and 120		(-) (-) (0						
13) Acknowledgment is made of a claim for foreign	n priority under 35 U.S.C. § 119	(a)-(d) or (t).						
a) All b) Some * c) None of:	- h h							
1. Certified copies of the priority document		-Kan Kla						
2. Certified copies of the priority document		_ .						
 3. Copies of the certified copies of the prior application from the International Bu * See the attached detailed Office action for a list 	reau (PCT Rule 17.2(a)).	<u>-</u>						
14)⊠ Acknowledgment is made of a claim for domesti	c priority under 35 U.S.C. § 119	e(e) (to a provisional application).						
 a) ☐ The translation of the foreign language pro 15) ☒ Acknowledgment is made of a claim for domest 								
Attachment(s)								
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 3. 	5) Notice of Informa	ary (PTO-413) Paper No(s) Il Patent Application (PTO-152)						

Art Unit: 1742

DETAILED ACTION

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 110-116 and 118 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dubin et al (5,882,498) in view of Fairbairn et al (6,176,667).
- 3. The Dubin et al patent is directed to the production of semiconductor wafers. During the production of the wafer a number of processes are carried out. These include a step of electroplating and a spin/rinse/dry step. Dubin et al disclose that after a metal layer is formed during the electroplating process, the silicon substrate is removed from the electrolyte solution and transferred to another process chamber such as a spin/rinse/dry chamber (column 1, lines 56-60>
- 4. Dubin et al is silent as to the manner in which the chambers are positioned and the way in which the wafers are moved between chambers. Independent claim 110 and 113 differ from Dubin et al by reciting stacked modules and a transferring mechanism. The Fairbairn et al patent is directed to a wafer processing system. Fairbairn et al disclose that floor space in a clean room used for fabricating semiconductor devices is expensive. The per-square-foot construction cost, as well as maintenance cost, is high (column 1, lines 28-30). To reduce the amount of floor

Art Unit: 1742

space required, thereby lowering capital cost per wafer processed, Fairbarin et al propose stacking processing chambers one above another vertically (column 1, lines 50-55). As shown in figure 1, wafers are removed from wafer cassette 12 by robot arm 32 and placed in processing chambers A1 and A2. While figure 1 shows two stacked chambers, Fairbarin et al teach that as many as desired may be stacked vertically (column 3, lines 17-18).

5. The prior art of record is indicative of the level of skill of one of ordinary skill in the art. It would have been obvious at the time the invention was made to have utilized stacked process chambers with a robot arm to transfer wafers as taught by Fairbarin et al to carry out the processes of plating and spin/rinse/drying disclosed by Dubin et al because less floor space would have been required, lowering the cost of producing the wafers. Claim 115 recites that the transfer mechanism includes a telescoping member movable with three degrees of freedom. As shown in figures 1 and 2 of Fairbarin et al, robot arm 32 is movable in the X-Y plane and is capable of telescoping to position the wafers in the processing chambers. Fairbarin et al disclose that the robot arm is lifted to pick up the wafers from the cassette (column 3, lines 48-51). This movement is in the Z direction, showing that the arm can move with three degrees of freedom. Figure 1 suggests that the robot actuator 33 which moves arm 32 in Fairbarin et al is mounted on a bottom portion of the frame as recited in instant claim 117. The provision of a second set of plating baths as

Art Unit: 1742

recited in instant claim 118 would have been obvious in view of the teaching of Fairbarin et al that as many chambers as desired may be vertically stacked.

- 6. Claim 117 is rejected under 35 U.S.C. 103(a) as being unpatentable over Dubin et al (5,882,498) in view of Fairbarin et al (6,176,667) as applied to claims 110-114 and 118 above, and further in view of Davis (6,477,440).
- 7. Claim 117 recites that the transferring mechanism is mounted on a top portion of the frame. As noted above, in Fairbarin et al the transferring mechanism is mounted on a bottom portion of the frame. The David patent is directed to a method and apparatus for treating semiconductor wafers. A plurality of stacked chambers is provided. Transfer mechanism 52 is mounted on a shelf toward the upper portion of the frame. It would have been obvious at the time the invention was made to have mounted the transfer mechanism of a semiconductor processing apparatus in any position, such as a top portion of the apparatus frame as in Davis, from which the wafers could be transported to the various loading and processing chambers.
- 8. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Hirose (5,762,745) discloses wafer processing apparatus with stacked processing chambers.

Art Unit: 1742

Page 5

Any inquiry concerning this communication or earlier communications from

the examiner should be directed to William T. Leader whose telephone number is

703-308-2530. The examiner can normally be reached on Mondays-Thursdays and

alternate Fridays, 7:30-4:00.

If attempts to reach the examiner by telephone are unsuccessful, the

examiner's supervisor, Roy King, can be reached on 703-308-1146. The fax phone

number for the organization where this application or proceeding is assigned is

(703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or

proceeding should be directed to the receptionist whose telephone number is 703-

308-0661.

William Leader September 29, 2003

ROY KING P SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 1700